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Abstract. For software radio applications in system-on-
chips, a 3rd-order current-mode Butterworth ﬁlter in 120nm
CMOS is realized. This ﬁlter is used for reconstruction pur-
poses between a current-steering DAC and a current-mode
mixer. Power can be reduced by using a current-mode archi-
tecture. The cut-off frequency of this ﬁlter is switchable be-
tween 1MHz and 4MHz, the current consumption is 4.5mA
at VDD=1.5V, the inband noise density is 100pA/
√
Hz and
it has a dynamic range up to 65dB.
1 Introduction
The integration of analog and digital functions can be
achieved only when analog sections are also designed with
low-voltage and short-channel devices. As a consequence of
the low supply voltage the dynamic range and the signal-to-
noise ratio are reduced Annema et al. (2005).
The transmit path of a software radio system consists of
a DAC, a ﬁlter and a mixer (see Fig. 1). For the DAC the
current-steering architecture is a good opportunity because it
has a high accuracy and high speed and can drive low ohmic
loads and large capacitive loads. But it would be necessary to
transform the current at the DAC output into a voltage when
it is applied to a voltage-mode ﬁlter. Also if the signal at the
ﬁlter output is applied to a current-mode mixer, the voltage
must be converted into a current. The electrical power, which
is used for the conversions, can be reduced, if a current-mode
low-pass is used. In our case the power savings amount to
4mW.
Current-mode design can be deﬁned as the processing of
current signals in an environment where voltage signals are
irrelevant in determining circuits. Usually current-mode cir-
cuits have low impedance nodes such that voltage swings are
small. To obtain a high power-supply rejection ratio and to
suppress common-mode noise and even-order distortions we
use a fully differential topology.
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Fig. 1. Transmit path of a software radio.
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Fig. 2. Block diagram of the ﬁlter.
2 Filter design
For the design of current-mode ﬁlters in principle two archi-
tectures were possible (Ramirez-Angulo et al., 1992). The
Gm-C approach is discussed in Manhattanakul and Touma-
zou (1998) in a very detailed way. Our ﬁlter is realized
with the second possible approach which consists of current-
mirrors and are discussed in Smith and Sanchez-Sinencio
(1996), Zele and Allstot (1996). The realized ﬁlter is a
3-order Butterworth conﬁguration with the block-diagram
shown in Fig. 2. For simplicity the differential signal paths
are only shown as single wires. This Butterworth-ﬁlter con-
sists of an integrator and a ﬁrst-order low-pass in a feedback
loop conﬁguration and a ﬁrst-order low-pass. An integra-
tor in a fully differential way can be realized by two cross-
coupled one-to-one current mirrors (see Fig. 3) and an inte-
gration capacitor. The cross interconnection provides a high
differential gain and a low common-mode gain. The resistors
R0 improve the linearity performance and reduce the ﬂicker
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Fig. 3. Current-mode integrator.
noise. The cut-off frequencies are controlled by switchable
capacitors. The reason to switch capacitors instead of re-
sistors is because the noise level should not change in the
passband. The transfer function of this integrator is given by
Hint(s) =
1
(R0 + 1/gm) · C · s
. (1)
The third harmonics of the current i1p, i1n can be calculated
from Smith and Sanchez-Sinencio (1996) by
HD3 =
1
32 · N2 ·

iin
2 · IB
2
(2)
where iin is the amplitude of the input current and N denotes
the source degeneration factor and is
N = 1 + gmR0. (3)
We chose for the degeneration factor N=2.66 which im-
proves the third harmonics by 11.3dB. The output current
of this integrator i1p, i1n is now mirrored to the second
stage. This stage consists of a ﬁrst-order low-pass which is
formed by current-mirrors (see Fig. 4) and decoupling RC-
low-passes. The time constant (R2, C2) of this low-pass de-
ﬁnes the second ﬁlter pole. The output-currents of this low-
pass (i2n, i2p) are now fed back negatively to the input of the
integrator (this means that the drain of M17 is connected to
the drain of M2 respectively the drain of M18 is connected
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Fig. 4. 2nd and 3rd stage.
to the drain of M1). The current through the transistors M15
and M16 are now applied to a further low-pass (R3, C3) and
mirrored then to the output transistors M19 and M20.
The entire transfer function of this ﬁlter is given by
H(s) =
ioutp
iinp
=
ioutn
iinn
=
=
1
1 + s/(ω0Q) + s2/ω2
0
·
1
1 + s/ω3
(4)
with the ﬁlter parameter
Q =
s
R2C2  
R0 + 1/gm1,2

C1
, (5)
ω0 =
s
1
 
R0 + 1/gm1,2

R2C2
, (6)
ω3 =
1
R3C3
. (7)
A Butterworth chararcteristics can be obtained if the quality
factor Q is set to 1 and if the condition ω0=ω3 is satisﬁed.
3 Measured results
This ﬁlter with a switchable cut-off frequency of 1MHz and
4MHz was fabricated in a standard digital 120nm CMOS
process. To keep the production costs low, it was the goal to
use only technology options which are available in the purely
digital technology. In this design, therefore, only regular-
threshold transistors are used. The chip photomicrograph of
the chip is shown in Fig. 5. Due to the passivation layer and
the planarization of the metal layers almost only the upper
metal layer can be seen on the chip photo. To illustrate more
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Fig. 5. Chip photomicrograph of the realized ﬁlter.
Fig. 6. Layout plot of the realized ﬁlter.
details also a layout plot of the ﬁlter is presented in Fig. 6.
The measured current consumption is 4.5mA at VDD=1.5V,
the chip area including the pads is 850µm×400µm, the chip
area of the ﬁlter is 350µm×240µm.
All measurements were done in a fully differential way.
The AC and distortion measurement were done with a
differential probe, for the noise measurement a low-noise
differential-to-single-ended ampliﬁer was used. In Fig. 7 the
measured DC-transfer characteristics is shown. The curve is
linear for an input current of ±280µA and it has an offset
of 15µA. In Fig. 8 the amplitude frequency response and
in Fig. 9 the phase frequency response is shown. The ﬁl-
ter characteristics falls with −60dB/decade in the cut-off re-
gion, it has no resonance peak, the 3dB cut-off frequencies
are 1.28MHz and 4.18MHz and the DC gain is −0.4dB.
In Table 1 we present the measured spectral components
for a single-tone measurement. From theory it is expected for
a fully differential circuit that the distortions of even order,
however, are not cancelled completely in practice.
For the characterization of the linearity near the corner fre-
quency a 2-tone measurement is also necessary. The third-
order intermodulation (IM3) of this ﬁlter is for a 2-tone input
signal of 145µA (the two-tone signals have the frequencies
of 700kHz and 800kHz for the ﬁlter with fC=1MHz and
3.2MHz and 3.4MHz for the ﬁlter with fC=4MHz) −40dB.
This corresponds to an IIP3 (input 3rd-order intercept point
of 1.45mAp.
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Fig. 7. Amplitude frequency response.
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Fig. 8. Amplitude frequency response.
In Fig. 10 the measured noise spectral density at the ﬁlter
output is shown. The noise is in the passband 100pA/
√
Hz.
To calculate the integrated noise, the spectral density in the
passband is multiplied with the cut-off frequency. This gives
a good approximation due to the fact that noise falls with
−60dB/decade in the cut-off region. This gives an inte-
grated noise of 100nArms for the ﬁlter with fC=1MHz and
200nArms for the ﬁlter with fC=4MHz.
An important parameter to characterize analog ﬁlters is the
dynamic range (DR). It is deﬁned as the ratio of the maxi-
mum and minimum signal level which the circuit can handle
at the same time. The minimum signal level is determined by
the noise of the ﬁlter, the maximum level is mostly described
by the level when the signal reaches a THD of 1%. So the
DR can be expressed as
DR =
b i2
1%THD/2
i2
noise
. (8)
With the above values we obtain now a DR of 65dB for the
ﬁlter with fC=1MHz and a DR of 59dB for the ﬁlter with
fC=4MHz
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Fig. 9. Phase frequency response.
Fig. 10. Noise spectral density.
4 Conclusion
A 3rd-order current-mode Butterworth ﬁlter was realized in
a digital 120nm CMOS technology. This ﬁlter is applied
for the transmit path of a software radio system. The ﬁlter
performance is summarized in Table 2.
For comparison, in Otin et al. (2006) a 3rd-order current-
mode ﬁlter based on the Gm-C architecture in a 0.35µm
standardCMOStechnologywithadigitalprogrammablecut-
off frequency between 42MHz and 215MHz is presented
which has a dynamic range of 53dB and consumes 3.7–
18.6mW per pole.
In Smith and Sanchez-Sinencio (1996) a current-mode ﬁl-
ter based on current mirrors in 2µm CMOS is described
which has a cut-off frequency of 10MHz, a DR of 52dB and
consumes 0.7mW per pole. But it should be noted that an
analog design in the deep-submicron technology causes an
increase of power compared to micrometer or submicrome-
ter CMOS, if the performance can be kept constant at all.
Table 1. Harmonic Distortions of the Output Current for an ampli-
tude of 250µA.
fC HD [dB] HD [dB]
fC=1MHz fC=4MHz
finput=200kHz finput=800kHz
2·fC −55.7 −53.5
3·fC −48.0 −45.5
4·fC −71.5 −67.0
5·fC −56.5 −54.3
Table 2. Properties of the 3rd-order ﬁlter.
Technology 120nm digital CMOS
Voltage Supply 1.5V
Current consumption 4.5mA
Power consumption per pole 2.25mW
Input current for 1%THD 250µA
IIP3 1.45mA
Spectral noise density 100pA/
√
Hz
Area of the ﬁlter 350µm×240µm
Area of the ﬁlter (including pads) 850µm×400µm
Cut-off frequency 1.28MHz 4.18MHz
Integrated output noise 100nArms 200nArms
Dynamic range 65dB 59dB
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